

Quad SPDT ±15 V/+12 V Switches

ADG1334

FEATURES

33 V supply range
130 Ω on resistance
Fully specified at ±15 V/+12 V
3 V logic compatible inputs
Rail-to-rail operation
Break-before-make switching action
20-lead SSOP

APPLICATIONS

Audio and video routing Battery-powered systems Signal routing

GENERAL DESCRIPTION

The ADG1334 is a monolithic CMOS device comprising four independently selectable SPDT switches designed on a CMOS process.

When the switches are on, each switch conducts equally well in both directions and has an input signal range that extends to the power supplies. In the off condition, signal levels up to the supplies are blocked. All switches exhibit break-before-make switching action for use in multiplexer applications. Inherent in the design is the low charge injection for minimum transients when switching the digital inputs.

Fast switching speed coupled with high signal bandwidth makes the part suitable for video signal switching. CMOS construction ensures ultra ow power dissipation, making the part ideally suited for portable and battery-powered instruments.

FUNCTIONAL BLOCK DIAGRAM




Figure 1.

PRODUCT HIGHLIGHTS

- 1. 3 V logic compatible digital input $V_{IH} = 2.0 \text{ V}$, $V_{IL} = 0.8 \text{ V}$.
- 2. No V_L logic power supply required.
- 3. Low power consumption.
- 4. 20-lead SSOP.

ADG1334

TABLE OF CONTENTS

Features	1
Applications	1
Functional Block Diagram	1
General Description	1
Product Highlights	1
Revision History	2
Specifications	3
Dual Supply	3
Single Supply	Δ

Absolute Maximum Ratings5
ESD Caution5
Pin Configuration and Function Descriptions6
Terminology
Typical Performance Characteristics8
Test Circuits
Outline Dimensions
Ordering Guide

REVISION HISTORY

1/06—Revision 0: Initial Version

SPECIFICATIONS

DUAL SUPPLY¹

 V_{DD} = +15 V \pm 10%, V_{SS} = –15 V \pm 10%, GND = 0 V, unless otherwise noted.

Table 1.

B Version				
Parameter	+25°C	−40°C to +105°C	Unit	Test Conditions/Comments
ANALOG SWITCH				
Analog Signal Range		V_{SS} to V_{DD}	V	
On Resistance (Ron)	130	230	Ωtyp	$V_s = \pm 10 \text{ V}, I_s = -10 \text{ mA}; \text{ see Figure } 11$
	200		Ω max	$V_{DD} = +13.5 \text{ V}, V_{SS} = -13.5 \text{ V}$
On Resistance Match Between Channels (ΔR _{ON})	5		Ωtyp	$V_S = \pm 10 \text{ V}, I_S = -10 \text{ mA}$
	10		Ω max	
On Resistance Flatness (R _{FLAT (ON)})	25		Ωtyp	$V_S = -5 \text{ V}, 0 \text{ V}, +5 \text{ V}; I_S = -10 \text{ mA}$
	65		Ω max	
LEAKAGE CURRENTS				$V_{DD} = +16.5 \text{ V}, V_{SS} = -16.5 \text{ V}$
Source Off Leakage Is (Off)	±10		nA typ	$V_D = \pm 10 \text{ V}; V_S = \pm 10 \text{ V}; \text{ see Figure 12}$
Drain Off Leakage I _D (Off)	±10		nA typ	$V_D = \pm 10 \text{ V}; V_S = \pm 10 \text{ V}; \text{ see Figure 12}$
Channel On Leakage ID, Is (On)	±10		nA typ	$V_S = V_D = \pm 10 \text{ V}$; see Figure 13
DIGITAL INPUTS				
Input High Voltage, V _{INH}		2.0	V min	
Input Low Voltage, V _{INL}		0.8	V max	
Input Current, I _{INL} or I _{INH}	±0.005		μA typ	$V_{IN} = V_{INL} \text{ or } V_{INH}$
		±0.1	μA max	
Digital Input Capacitance, C _{IN}	5		pF typ	
DYNAMIC CHARACTERISTICS ²				
Ton	110		ns typ	$R_L = 300 \Omega$, $C_L = 35 pF$
	130	150	ns max	V _s = 10 V; see Figure 14
T _{OFF}	65		ns typ	$R_L = 300 \Omega$, $C_L = 35 pF$
	85	95	ns max	V _s = 10 V; see Figure 14
Тввм	25		ns typ	$R_L = 300 \Omega$, $C_L = 35 pF$
		10	ns min	$V_{S1} = V_{S2} = +10 \text{ V}$; see Figure 15
Charge Injection	2		pC typ	$V_S = 0 \text{ V}$, $R_S = 0 \Omega$, $C_L = 1 \text{ nF}$; see Figure 16
Off Isolation	80		dB typ	$R_L = 50 \Omega$, $C_L = 5 pF$, $f = 1 MHz$; see Figure 17
Channel-to-Channel Crosstalk	85		dB typ	$R_L = 50 \Omega$, $C_L = 5 pF$, $f = 1 MHz$; see Figure 19
–3 dB Bandwidth	700		MHz typ	$R_L = 50 \Omega$, $C_L = 5 pF$; see Figure 18
C _s (Off)	5		pF typ	$f = 1 MHz; V_S = 0 V$
C_D (Off)	5		pF typ	$f = 1 MHz; V_S = 0 V$
C_D , C_S (On)	10		pF typ	$f = 1 \text{ MHz; } V_S = 0 \text{ V}$
POWER REQUIREMENTS				$V_{DD} = +16.5 \text{ V}, V_{SS} = -16.5 \text{ V}$
l _{DD}	0.002		μA typ	Digital inputs = 0 V or V _{DD}
		1	μA max	
I_{DD}	260		μA typ	Digital inputs = 5 V
		400	μA max	
Iss	0.002		μA typ	Digital inputs = 0 V or V _{DD}
		1	μA max	- ·
I _{SS}	0.002		μA typ	Digital inputs = 5 V
		1	μA max	

 $^{^1}$ Temperature range is B Version: –40°C to +105°C. 2 Guaranteed by design, not subject to production test.

ADG1334

SINGLE SUPPLY¹

 V_{DD} = 12 V \pm 10%, V_{SS} = 0 V, GND = 0 V, unless otherwise noted.

Table 2.

B Version					
	−40°C to				
Parameter	+25°C	+105°C	Unit	Test Conditions/Comments	
ANALOG SWITCH					
Analog Signal Range		0 to V_{DD}	V		
On Resistance (RoN)	325	520	Ω typ	$V_S = 0 \text{ V to } 10 \text{ V}, I_S = -10 \text{ mA}; \text{ see Figure } 11$	
	500		Ω max	$V_{DD} = 10.8 \text{ V}, V_{SS} = 0 \text{ V}$	
On Resistance Match Between Channels (ΔR _{ON})	10		Ωtyp	$V_S = 0 \text{ V to } 10 \text{ V, } I_S = -10 \text{ mA}$	
	20		Ω max		
On Resistance Flatness (R _{FLAT(ON)})	65		Ω typ	$V_S = 3 \text{ V}, 6 \text{ V}, 9 \text{ V}, I_S = -10 \text{ mA}$	
LEAKAGE CURRENTS				$V_{DD} = 13.2 \text{ V}$	
Source Off Leakage Is (Off)	±10		nA typ	$V_S = 1 \text{ V}/10 \text{ V}, V_D = 10 \text{ V}/1 \text{ V}; \text{ see Figure 12}$	
Drain Off Leakage I _D (Off)	±10		nA typ	$V_S = 1 \text{ V}/10 \text{ V}, V_D = 10 \text{ V}/1 \text{ V}; \text{ see Figure 12}$	
Channel On Leakage ID, Is (On)	±10		nA typ	$V_S = V_D = 1 \text{ V or } 10 \text{ V, see Figure } 13$	
DIGITAL INPUTS					
Input High Voltage, V _{INH}		2.0	V min		
Input Low Voltage, V _{INL}		0.8	V max		
Input Current, I _{INL} or I _{INH}	±0.005		μA typ	$V_{IN} = V_{INL}$ or V_{INH}	
		±0.1	μA max		
Digital Input Capacitance, C _{IN}	3		pF typ	f = 1 MHz	
DYNAMIC CHARACTERISTICS ²					
Ton	135		ns typ	$R_L = 300 \Omega$, $C_L = 35 pF$	
	170	200	ns max	$V_s = 8 V$; see Figure 14	
Toff	95		ns typ	$R_L = 300 \Omega$, $C_L = 35 pF$	
	115	140	ns max	$V_S = 8 V$; see Figure 14	
Тввм	50		ns typ	$R_L = 300 \Omega, C_L = 35 pF$	
		10	ns min	$V_{S1} = V_{S2} = 8 \text{ V}$; see Figure 15	
Charge Injection	2		pC typ	$V_S = 6 \text{ V}$, $R_S = 0 \Omega$, $C_L = 1 \text{ nF}$; see Figure 16	
Off Isolation	80		dB typ	$R_L = 50 \Omega$, $C_L = 5 pF$, $f = 1 MHz$; see Figure 17	
Channel-to-Channel Crosstalk	85		dB typ	$R_L = 50 \Omega$, $C_L = 5 pF$, $f = 1 MHz$; see Figure 19	
–3 dB Bandwidth	500		MHz typ	$R_L = 50 \Omega$, $C_L = 5 pF$; see Figure 18	
C _s (Off)	5		pF typ	$f = 1 \text{ MHz; } V_S = 6 \text{ V}$	
C _D (Off)	5		pF typ	$f = 1 \text{ MHz; } V_S = 6 \text{ V}$	
C_D , C_S (On)	10		pF typ	$f = 1 \text{ MHz}; V_S = 6 \text{ V}$	
POWER REQUIREMENTS				V _{DD} = 13.2 V	
I_{DD}	0.002		μA typ	Digital inputs = 0 V or V_{DD}	
		1	μA max		
IDD	260		μA typ	Digital inputs = 5 V	
		420	μA max		

 $^{^1}$ Temperature range is B Version: –40 $^\circ$ C to +105 $^\circ$ C. 2 Guaranteed by design, not subject to production test.

ABSOLUTE MAXIMUM RATINGS

 $T_A = 25$ °C, unless otherwise noted.

Table 3.

Table 5.			
Parameter	Rating		
V _{DD} to V _{SS}	35 V		
V _{DD} to GND	−0.3 V to +25 V		
V _{SS} to GND	+0.3 V to -25 V		
Analog, Digital Inputs ¹	V _{SS} – 0.3 V to V _{DD} + 0.3 V or 30 mA, whichever occurs first		
Continuous Current, S or D	24 mA		
Peak Current, S or D (Pulsed at 1 ms, 10% Duty Cycle max)	100 mA		
Operating Temperature Range			
Industrial Temperature Range (B Version)	-40°C to +105°C		
Storage Temperature Range	−65°C to +150°C		
Junction Temperature	150°C		
SSOP Package			
θ_{JA} , Thermal Impedance	83.2°C/W		
Reflow Soldering Peak Temperature, Pb-free	260℃		

¹ Overvoltages at A, EN, S, or D are clamped by internal diodes. Current should be limited to the maximum ratings given.

Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only; functional operation of the device at these or any other conditions above those listed in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

Only one absolute maximum rating may be applied at any one time.

ESD CAUTION

ESD (electrostatic discharge) sensitive device. Electrostatic charges as high as 4000 V readily accumulate on the human body and test equipment and can discharge without detection. Although this product features proprietary ESD protection circuitry, permanent damage may occur on devices subjected to high energy electrostatic discharges. Therefore, proper ESD precautions are recommended to avoid performance degradation or loss of functionality.



PIN CONFIGURATION AND FUNCTION DESCRIPTIONS




Figure 2. 20-Lead SSOP Pin Configuration

Table 4. 20-Lead SSOP Pin Function Descriptions

Pin No.	Mnemonic	Description		
1, 10, 11, 20	IN1, IN2, IN3, IN4	Logic Control Input.		
2, 4, 7, 9, 12, 14, 17, 19	S1A, S1B, S2B, S2A, S3A, S3B, S4B, S4A	Source Terminal. Can be an input or output.		
3, 8, 13, 18	D1, D2, D3, D4	Drain Terminal. Can be an input or output.		
5	Vss	Most Negative Power Supply Potential in Dual Supplies. In single-supply applications, it can be connected to ground.		
6	GND	Ground (0 V) Reference.		
15	NC	No Connect.		
16	V_{DD}	Most Positive Power Supply Potential.		

Table 5. ADG1334 Truth Table

Logic	Switch A	Switch B
0	Off	On
1	On	Off

TERMINOLOGY

Ron

Ohmic resistance between D and S.

 ΔR_{ON}

Difference between the Ron of any two channels.

Is (Off)

Source leakage current when switch is off.

ID (Off)

Drain leakage current when switch is off.

 I_D , I_S (On)

Channel leakage current when switch is on.

 $V_D(V_S)$

Analog voltage on Terminal D, Terminal S.

Cs (OFF)

Channel input capacitance for off condition.

CD (Off)

Channel output capacitance for off condition.

 C_D , C_S (On)

On switch capacitance.

 C_{IN}

Digital input capacitance.

ton

The delay between applying the digital control input and the output switching on (see Figure 14).

 t_{OFF}

The delay between applying the digital control input and the output switching off (see Figure 14).

 t_{BBM}

Off time measured between the 80% point of both switches when switching from one address state to another.

 \mathbf{V}_{INL}

Maximum input voltage for Logic 0.

 V_{INH}

Minimum input voltage for Logic 1.

 $I_{INL}(I_{INH})$

Input current of the digital input.

 I_{DD}

Positive supply current.

 \mathbf{I}_{ss}

Negative supply current.

Off Isolation

A measure of unwanted signal coupling through an off channel.

Charge Injection

A measure of the glitch impulse transferred from the digital input to the analog output during switching.

Bandwidth

Frequency at which the output is attenuated by 3 dB.

On Response

Frequency response of the on switch.

TYPICAL PERFORMANCE CHARACTERISTICS




Figure 3. On Resistance as a Function of V_D (V_S) for Dual Supply




Figure 4. On Resistance as a Function of V_D (V_S) for Single Supply




Figure 5. On Resistance as a Function of V_D (V_S) for Different Temperatures, Dual Supply




Figure 6. On Resistance as a Function of V_D (V_S) for Different Temperatures, Single Supply




Figure 7. Charge Injection vs. Source Voltage




Figure 8. T_{ON}/T_{OFF} Time vs. Temperature




Figure 9. Off Isolation vs. Frequency




Figure 10. Crosstalk vs. Frequency

TEST CIRCUITS




Figure 11. On Resistance




Figure 13. On Leakage




Figure 12. Off Leakage




Figure 14. Switching Timing




Figure 15. Break-Before-Make Delay




Figure 16. Charge Injection




Figure 17. Off Isolation




Figure 18. Bandwidth





Figure 19. Channel-to-Channel Crosstalk

OUTLINE DIMENSIONS



COMPLIANT TO JEDEC STANDARDS MO-150-AE

Figure 20. 20-Lead Shrink Small Outline Package [SSOP] (RS-20) Dimensions shown in millimeters

ORDERING GUIDE

Model	Temperature Range	Description	Package Option
ADG1334BRSZ ¹	-40°C to +105°C	20-Lead Shrink Small Outline Package (SSOP)	RS-20
ADG1334BRSZ-REEL ¹	−40°C to +105°C	20-Lead Shrink Small Outline Package (SSOP)	RS-20

¹ Z = Pb-free part.

